# EE 330 Lecture 40

## **Digital Circuits**

- The Reference Inverter
- Propagation Delay basic characterization
- Device Sizing (Inverter and multiple-input gates)

### Fall 2023 Exam Schedule


Exam 1 Friday Sept 22

Exam 2 Friday Oct 20

Exam 3 Friday Nov. 17

Final Monday Dec 11 12:00 – 2:00 p.m.


# Other MOS Logic Families



These are termed "ratio logic" gates

#### Review from last lecture

## Static Power Dissipation in Static CMOS Family




When  $V_{OUT}$  is Low,  $I_{D1}=0$ 

When  $V_{OUT}$  is High,  $I_{D2}=0$ 

Thus, P<sub>STATIC</sub>=0

This is a key property of the static CMOS Logic Family and is the major reason Static CMOS Logic is so dominant



It can be shown that this zero static power dissipation property can be preserved if the PUN is comprised of p-channel devices, the PDN is comprised of n-channel devices and they are never both driven into the conducting states at the same time

#### Review from last lecture


### Propagation Delay in Static CMOS Family

Defn: The Propagation Delay of a gate is defined to be the sum of  $t_{HL}$  and  $t_{LH}$ , that is,  $t_{PROP} = t_{HL} + t_{LH}$ 

$$t_{PROP} = t_{HL} + t_{LH} \cong C_L (R_{PU} + R_{PD})$$

Propagation delay represents a fundamental limit on the speed a gate can be clocked

#### For basic two-inverter cascade in static CMOS logic




In typical process with minimum-sized  $M_1$  and  $M_2$ :

$$t_{PROP} = t_{HL} + t_{LH} \cong 20p \text{ sec}$$

#### Review from last lecture

### Propagation Delay in Static CMOS Family



#### Propagation through k levels of logic

$$t_{HL} \cong t_{HLk} + t_{LH(k-1)} + t_{HL(k-2)} + \cdots + t_{XY1}$$

$$t_{LH} \cong t_{LHk} + t_{HL(k-1)} + t_{LH(k-2)} + \cdots + t_{YX1}$$

where x=H and Y=L if k odd and X=L and Y=h if k even

$$t_{PROP} = \sum_{i=1}^{k} t_{PROPk}$$

Will return to propagation delay after we discuss device sizing

# Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
  - Propagation Delay
    - Simple analytical models
      - FI/OD
      - Logical Effort
      - Elmore Delay
- Sizing of Gates
  - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
  - Other Logic Styles
  - Array Logic
  - Ring Oscillators

done partial

#### **Observation:**


 $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$  in many processes


Question:




Why is  $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$  in many processes ?








Strategies?



**Degrees of Freedom?** 

Will consider the inverter first




**Degrees of Freedom?** 

**Strategies?** 


- Since not ratio logic,  $V_H$  and  $V_L$  are independent of device sizes for this inverter
- With  $L_1=L_2=L_{min}$ , there are 2 degrees of freedom ( $W_1$  and  $W_2$ )

#### **Sizing Strategies**

- Minimum Size
- Fixed V<sub>TRIP</sub>
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance



Assume  $V_{Tn}$ =0.2 $V_{DD}$ ,  $V_{Tp}$ =-0.2 $V_{DD}$ ,  $\mu_n/\mu_p$ =3,  $L_1$ = $L_2$ = $L_{min}$ 



$$\boldsymbol{R}_{PD} = \frac{\boldsymbol{L}_{1}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{ox}\boldsymbol{W}_{1}(\boldsymbol{V}_{DD} - \boldsymbol{V}_{Tn})}$$

$$\boldsymbol{R}_{PU} = \frac{\boldsymbol{L}_2}{\boldsymbol{\mu}_{p}\boldsymbol{C}_{OX}\boldsymbol{W}_{2}\big(\boldsymbol{V}_{DD} + \boldsymbol{V}_{Tp}\big)}$$

$$\boldsymbol{C}_{\text{IN}} = \boldsymbol{C}_{\text{OX}} \big( \boldsymbol{W}_{\!1} \boldsymbol{L}_{\!1} + \boldsymbol{W}_{\!2} \boldsymbol{L}_{\!2} \big)$$

Sizing Strategy: minimum sized

$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$


$$W_1 = W_2 = W_{MIN}$$

Observe that

$$\frac{\mathsf{R}_{\text{PU}}}{\mathsf{R}_{\text{PD}}} = \frac{\frac{\mathsf{L}_{\text{min}}}{\mathsf{\mu}_{\text{p}} \mathsf{C}_{\text{OX}} \mathsf{W}_{\text{min}} \left(\mathsf{V}_{\text{DD}} + \mathsf{V}_{\text{Tp}}\right)}{\mathsf{L}_{\text{min}}}{\frac{\mathsf{L}_{\text{min}}}{\mathsf{\mu}_{\text{n}} \mathsf{C}_{\text{OX}} \mathsf{W}_{\text{min}} \left(\mathsf{V}_{\text{DD}} - \mathsf{V}_{\text{Tn}}\right)} = \frac{\mathsf{\mu}_{\text{n}}}{\mathsf{\mu}_{\text{p}}} = 3$$

Assume  $V_{Tn}=0.2V_{DD}$ ,  $V_{Tp}=-0.2V_{DD}$ ,  $\mu_n/\mu_p=3$ ,  $L_1=L_2=L_{min}$ 

Sizing Strategy: minimum sized



$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$

$$W_1 = W_2 = W_{MIN}$$

$$R_{PU}$$
=  $(\mu_n/\mu_p)R_{PD}$  =  $3R_{PD}$  also provides minimum input capacitance

$$t_{HL} = R_{PD}C_{L}$$

$$t_{LH}=R_{PU}C_{L}=3$$
  $R_{PD}C_{L}$ 

t<sub>LH</sub> is longer than t<sub>HL</sub>

$$t_{PROP} = 4R_{PD}C_{L}$$


$$V_{\text{TRIP}} = \frac{(V_{\text{Tn}}) + (V_{\text{DD}} + V_{\text{Tp}}) \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}{1 + \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}} \qquad V_{\text{TRIP}} = \frac{(0.2 V_{\text{DD}}) + (V_{\text{DD}} - 0.2 V_{\text{DD}}) \sqrt{\frac{1}{3}}}{1 + \sqrt{\frac{1}{3}}} = .42 V_{\text{DD}}$$

$$V_{\text{TRIP}} = \frac{\left(V_{\text{Tn}}\right) + \left(V_{\text{DD}} + V_{\text{Tp}}\right) \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}}{1 + \sqrt{\frac{\mu_{\text{p}}}{\mu_{\text{n}}} \frac{W_{\text{2}}}{W_{\text{1}}} \frac{L_{\text{1}}}{L_{\text{2}}}}}$$

Assume  $V_{Tn}=0.2V_{DD}$ ,  $V_{Tp}=-0.2V_{DD}$ ,  $\mu_n/\mu_p=3$ ,  $L_1=L_2=L_{min}$ 

Sizing strategy: Equal (worst case) rise and fall times

$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$




$$R_{PD} = \frac{L_{min}}{\mu_n C_{OX} W_1 (0.8 V_{DD})}$$

$$R_{PU} = \frac{L_{min}}{3\mu_n C_{OX} W_2 \left(0.8 V_{DD}\right)}$$

Assume  $V_{Tn}=0.2V_{DD}$ ,  $V_{Tp}=-0.2V_{DD}$ ,  $\mu_n/\mu_p=3$ ,  $L_1=L_2=L_{min}$ 

Sizing strategy: Equal (worst case) rise and fall times



$$\frac{t_{_{LH}}}{t_{_{HL}}} = 1 = \frac{R_{_{PU}}C_{_{IN}}}{R_{_{PD}}C_{_{IN}}} \implies R_{_{PU}} = R_{_{PD}}$$

$$\frac{L_{1}}{u_{n}C_{OX}W_{1}(V_{DD}-V_{Tn})} = \frac{L_{2}}{u_{p}C_{OX}W_{2}(V_{DD}+V_{Tp})}$$

$$\frac{\textbf{W}_{_2}}{\textbf{W}_{_1}} = \frac{\mu_{_n}}{\mu_{_p}} \cong 3$$

What about the second degree of freedom?

$$W_1=W_{MIN}$$
 (could be something else)


Thus  $W_1=W_{MIN}$  and  $W_2=3W_{MIN}$ 

$$V_{TRIP} = ?$$

$$\boldsymbol{R}_{\text{PD}} = \frac{\boldsymbol{L}_{1}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{\text{OX}}\boldsymbol{W}_{1}\!\left(\boldsymbol{V}_{\!\text{DD}} - \boldsymbol{V}_{\!\text{Tn}}\right)}$$

$$\boldsymbol{R}_{\text{PU}} = \frac{\boldsymbol{L}_{2}}{\boldsymbol{\mu}_{\text{p}}\boldsymbol{C}_{\text{OX}}\boldsymbol{W}_{2}\!\left(\boldsymbol{V}_{\text{DD}} + \boldsymbol{V}_{\!\text{Tp}}\right)}$$

Assume  $V_{Tn}=0.2V_{DD}$ ,  $V_{Tp}=-0.2V_{DD}$ ,  $\mu_n/\mu_p=3$ ,  $L_1=L_2=L_{min}$ 




For a fixed  $C_L$ , how does  $t_{prop}$  compare for the minimum-sizing compared to equal rise/fall sizing?

Half as long!

Assume  $V_{Tn}$ =0.2 $V_{DD}$ ,  $V_{Tp}$ =-0.2 $V_{DD}$ ,  $\mu_n/\mu_p$ =3,  $L_1$ = $L_2$ = $L_{min}$ 


Sizing strategy: Fixed  $V_{TRIP} = V_{DD}/2$  (Could have other  $V_{TRIP}$ )



$$W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$$

$$V_{\text{TRIP}} = \frac{\left(V_{_{Tn}}\right) + \left(V_{_{DD}} + V_{_{Tp}}\right) \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}{1 + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}$$

Assume  $V_{Tn}$ =0.2 $V_{DD}$ ,  $V_{Tp}$ =-0.2 $V_{DD}$ ,  $\mu_n/\mu_p$ =3,  $L_1$ = $L_2$ = $L_{min}$ 



$$V_{\text{TRIP}} = \frac{\left(V_{_{\text{Tn}}}\right) + \left(V_{_{\text{DD}}} + V_{_{\text{Tp}}}\right) \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}{1 + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}}$$

Sizing strategy: Fixed 
$$V_{TRIP} = V_{DD}/2$$
  
 $W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$ 

$$V_{TRIP} = V_{DD}/2$$

$$V_{TRIP} = \frac{(.2V_{DD}) + (V_{DD} - .2V_{DD}) \sqrt{\frac{\mu_{p}}{\mu_{n}} \frac{W_{2}}{W_{1}} \frac{L_{1}}{L_{2}}}}{1 + \sqrt{\frac{\mu_{p}}{\mu_{n}} \frac{W_{2}}{W_{1}} \frac{L_{1}}{L_{2}}}} = \frac{V_{DD}}{2}$$

Solving, obtain


$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p}$$

$$\mathbf{W_n = W_{MIN}}, \quad \mathbf{W_p = 3W_{MIN}}$$

This is the same sizing as was obtained for equal worst-case rise and fall times so 
$$t_{HL}=t_{LH}=R_{pd}C_{L}$$

- This is no coincidence !!! Why?
- These properties guide the definition of the process parameters provided by the foundry

Assume  $V_{Tn}$ =0.2 $V_{DD}$ ,  $V_{Tp}$ =-0.2 $V_{DD}$ ,  $\mu_n/\mu_p$ =3,  $L_1$ = $L_2$ = $L_{min}$ 




#### **Sizing Strategies**

- Minimum Size
- Fixed  $V_{TRIP}$   $(V_{TRIP}=V_{DD}/2)$
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance

Assume  $V_{Tn}$ =0.2 $V_{DD}$ ,  $V_{Tp}$ =-0.2 $V_{DD}$ ,  $\mu_n/\mu_p$ =3,  $L_1$ = $L_2$ = $L_{min}$ 

#### **Sizing Strategy Summary**



Oizing Otrategy Ourinnary			
	Minimum Size	$V_{TRIP} = V_{DD}/2$	Equal Rise/Fall
Size	$W_n = W_p = W_{min}$ $L_p = L_n = L_{min}$	$W_n = W_{min}$ $W_p = 3W_{min}$ $L_p = L_n = L_{min}$	$W_n=W_{min}$ $W_p=3W_{min}$ $L_p=L_n=L_{min}$
t <sub>HL</sub>	$R_{pd}C_L$	$R_{pd}C_{L}$	$R_{pd}C_L$
t <sub>LH</sub>	$3R_{pd}C_{L}$	$R_{pd}C_L$	$R_{pd}C_L$
t <sub>PROP</sub>	$4R_{pd}C_{L}$	2R <sub>pd</sub> C <sub>L</sub> (	$2R_{pd}C_{L}$
V <sub>trip</sub>	V <sub>TRIP</sub> =0.42V <sub>DD</sub>	V <sub>TRIP</sub> =0.5V <sub>DD</sub>	$V_{TRIP}$ =0.5 $V_{DD}$

- For a fixed load  $C_L$ , the minimum-sized structure has a higher  $t_{PROP}$  but if the load is another inverter,  $C_L$  will also change so the speed improvements become less apparent
- This will be investigated later

## Question:



Why is |V<sub>Tp</sub>| ≈V<sub>Tn</sub>≈V<sub>DD</sub>/5 in many processes?




# Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
  - Propagation Delay
    - Simple analytical models
      - FI/OD
      - Logical Effort
      - Elmore Delay
  - Sizing of Gates
    - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

done partial


## Reference Inverter



- The reference inverter
  - Have sized the reference inverter with  $L_n = L_p = L_{MIN}$ ,  $W_n = W_{MIN}$ ,  $W_p / W_n = \mu_n / \mu_p$
  - In standard processes, provides V<sub>TRIP</sub> ≈ V<sub>DD</sub>/2 and t<sub>HL</sub> ≈ t<sub>LH</sub>
  - Any other sizing strategy could have been used for the reference inverter but this is most convenient

## Reference Inverter

#### The reference inverter pair




$$\mu_n/\mu_p=3$$
 $L_n=L_p=L_{MIN}$ 
 $W_n=W_{MIN}$ 
 $W_p=3W_n$ 

$$C_{L1} = C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$

$$t_{REF} = t_{PROPREF} = t_{HLREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$


## Reference Inverter



**Summary: parameters defined from reference inverter:** 

$$\begin{split} &C_{\text{REF}} = 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}} \\ &R_{\text{PDREF}} = \frac{L_{\text{MIN}}}{\mu_{\text{n}}C_{\text{OX}}W_{\text{MIN}}\left(V_{\text{DD}} - V_{\text{Tn}}\right)} \\ &C_{\text{REF}} = 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}} \\ &t_{\text{PROP}} = t_{\text{REF}} = 2R_{\text{PDREF}}C_{\text{REF}} \end{split}$$

#### The Reference Inverter



$$R_{PDREF} = R_{PUREF}$$

$$R_{PDREF} = \frac{L_{MIN}}{\mu_{n}C_{OX}W_{MIN}(V_{DD}-V_{Tn})} = \frac{L_{MIN}}{\mu_{n}C_{OX}W_{MIN}(0.8V_{DD})}$$

$$C_{REF} = C_{IN} = 4C_{OX}W_{MIN}L_{MIN}$$

$$t_{HLREF} = t_{LHREF} = R_{PDREF}C_{REF}$$

$$t_{PROP} = t_{REF}$$

$$t_{REF} = t_{HIREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$

(Note: This  $C_{OX}$  is somewhat larger than that in the 0.5u ON process)

(Note: The reference inverter would have device dimensions of  $M_2$  set so that  $t_{HL} = t_{LH}$  if mobility ratio is different than 3. This would change the value of  $C_{RFF}$ .

# Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
  - Elmore Delay
- Sizing of Gates
  - The Reference Inverter


- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
  - Other Logic Styles
  - Array Logic
  - Ring Oscillators




## Recall: Device Sizing

Assume  $V_{Tn}=0.2V_{DD}$ ,  $V_{Tp}=-0.2V_{DD}$ ,  $\mu_n/\mu_p=3$ ,  $L_1=L_2=L_{min}$ 

Sizing Strategy Summary



• For a fixed load C<sub>1</sub>, the minimum-sized structure has a higher t<sub>PROP</sub> but if the load is another inverter, C<sub>L</sub> will also change so the speed improvements become less apparent This will be investigated later




# **Propagation Delay**

How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?


What loading condition should be considered when addressing this question?

- Fixed load C<sub>L</sub>?
- Driving identical device?
- Does it make any difference?



**Minimum Sized** 


$$W_2 = W_1 = W_{MIN}$$



Reference Inverter (equal rise/fall)

$$W_2 = (\mu_n/\mu_p)W_1, W_1 = W_{MIN}$$
  
 $t_{PROP} = t_{REF}$ 

#### The minimum-sized inverter pair



Assume 
$$\mu_n/\mu_p=3$$
  $L_n=L_p=L_{MIN}, \ W_n=W_p=W_{MIN}$ 

#### Recall:

$$C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$

$$R_{\text{PDREF}} = \frac{L_{\text{MIN}}}{\mu_{\text{n}} C_{\text{OX}} W_{\text{MIN}} \left( V_{\text{DD}} - V_{\text{Tm}} \right)}$$

$$t_{PROP\_REF} = 2R_{PDREF}C_{REF}$$

#### For minimum-sized inverter pair:

$$C_{L1}=2C_{OX}W_{MIN}L_{MIN}=0.5C_{REF}$$


$$R_{PD}=R_{PDREF}$$
  $R_{PU}=3R_{PD}=3R_{PDRF}$ 

$$t_{PROP} = t_{HL} + t_{LH} = C_{L1}(R_{PDREF} + 3R_{PDRF}) = .5C_{REF} * 4R_{PDREF} = 2R_{PDREF}C_{REF}$$

$$t_{PROP} = t_{REF}$$

# **Propagation Delay**

How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?



 $V_{DD}$   $V_{DD}$   $V_{DD}$   $V_{OUT}$   $V_{OUT}$   $V_{OUT}$   $V_{OUT}$   $C_{L1}$ 

**Minimum Sized** 

 $W_2 = W_1 = W_{MIN}$  $t_{PROP} = t_{RFF}$ 

They are the same!

Reference Inverter (equal rise/fall)

$$W_2 = (\mu_n/\mu_p)W_1, W_1 = W_{MIN}$$
  
$$t_{PROP} = t_{REF}$$

Even though the  $t_{LH}$  rise time has been reduced with the equal rise/fall sizing strategy, this was done at the expense of an increase in the total load capacitance that resulted in no net change in propagation delay!

# Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
  - Propagation Delay
    - Simple analytical models
      - FI/OD
      - Logical Effort
      - Elmore Delay
- Sizing of Gates
  - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

done partial

Device Sizing  $V_{DD}$  $V_{OUT}$ 

Will consider now the multiple-input gates


Will consider both minimum sizing and equal worst-case rise/fall

Will assume  $C_L$  (not shown)= $C_{REF}$ 

Will initially size so gate drive capability is same as that of ref inverter Note: worst-case has been added since fall time in NOR gates or rise time in NAND gates depends upon how many transistors are conducting

## Fan In


- The Fan In (FI) to an input of a gate device, circuit or interconnect that is capacitive is the input capacitance
- Often this is normalized to some capacitance (typically C<sub>REF</sub> of ref inverter).



$$FI = C_{IN}$$
 alternately  $FI = \frac{C_{IN}}{C_{REF}}$ 


## Sizing of Multiple-Input Gates

Analysis strategy: Express delays in terms of those of reference inverter



$$\begin{aligned} &C_{\text{IN}} = C_{\text{REF}} = 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}} \\ &FI_{\text{REF}} = C_{\text{REF}} & \text{alternately} & FI_{\text{REF}} = \frac{C_{\text{IN}}}{C_{\text{REF}}} = 1 \\ &R_{\text{PDREF}} = R_{\text{PUREF}} = \frac{L_{\text{MIN}}}{\mu_{\text{n}}C_{\text{OX}}W_{\text{MIN}}(0.8V_{\text{DD}})} \\ &t_{\text{HLREF}} = t_{\text{LHREF}} = R_{\text{PDREF}}C_{\text{REF}} \\ &t_{\text{REF}} = t_{\text{HLREF}} + t_{\text{LHREF}} = 2R_{\text{PDREF}}C_{\text{REF}} \end{aligned}$$

## Reminder: Propagation Delay Calculations



#### Analytical calculation of the actual propagation delay is unwieldly

- Even for a simple inverter, obtaining accurate propagation delay would require solution of a complicated nonlinear differential equation
- And this equation becomes much more complicated for multiple-input gates

Our goal is to obtain approximate expressions for the propagation delay that are easy to work with, that give good approximations to the actual response, and that have proven useful for predicting propagation delays in large digital circuits

#### **Multiple Input Gates:**

#### 2-input NOR


#### 2-input NAND


#### k-input NOR

#### k-input NAND









Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

$$W_n = ?$$

$$W_p = ?$$

Fastest response  $(t_{HL} \text{ or } t_{LH}) = ?$ 

Worst case (slowest) response ( $t_{PROP}$ , usually of most interest)?

Input capacitance (FI) = ?

Minimum Sized (assume driving a load of C<sub>REF</sub>)

$$W_n = W_{min}$$

$$W_p = W_{min}$$

Fastest response  $(t_{HL} \text{ or } t_{LH}) = ?$ 

Slowest response  $(t_{HL} \text{ or } t_{LH}) = ?$ 

Worst case response ( $t_{PROP}$ , usually of most interest)?


Input capacitance (FI) = ?

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

#### Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume  $L_n = L_p = L_m$  and driving a load of  $C_{REF}$ 

Observe: When pulling up, two p-channel transistors in series



$$R_{PU} = \frac{L_{P}}{\mu_{P}C_{OX}W_{P}(V_{DD} + V_{THP})} + \frac{L_{P}}{\mu_{P}C_{OX}W_{P}(V_{DD} + V_{THP})}$$


$$R_{PU} = \frac{2L_{P}}{\mu_{P}C_{OX}W_{P}(V_{DD} + V_{THP})}$$

Thus if require with  $L_p = L_{min}$  that  $R_{PU} = R_{PDREF}$ 

$$\frac{2L_{\text{MIN}}}{\mu_{\text{p}}C_{\text{OX}}W_{\text{P}}\left(V_{\text{DD}}+V_{\text{THP}}\right)} = \frac{L_{\text{min}}}{\mu_{\text{n}}C_{\text{OX}}W_{\text{min}}\left(V_{\text{DD}}+V_{\text{THN}}\right)}$$

So obtain:

$$W_P = 2\frac{\mu_n}{\mu_p} W_{min} = 6W_{min}$$



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

### Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume  $L_n = L_p = L_m$  and driving a load of  $C_{REF}$ 

$$W_n = ?$$

#### **DERIVATIONS**

$$W_p = ?$$

Input capacitance = ?

$$W_n = W_{MIN}$$

$$W_p = 6W_{MIN}$$

$$C_{\mathsf{INA}} = C_{\mathsf{INB}} = C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} + 6C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = 7C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = \left(\frac{7}{4}\right) 4C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = \left(\frac{7}{4}\right) C_{\mathsf{REF}}$$

$$FI = \left(\frac{7}{4}\right) C_{REF}$$
 or  $FI = \frac{7}{4}$ 

$$t_{PROP} = t_{REF}$$
 (worst case)



Equal Worst Case Rise/Fall | (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

### Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume L<sub>n</sub>=L<sub>p</sub>=Lmin and driving a load of C<sub>REF</sub>

$$W_n=?$$

$$W_p = ?$$

Input capacitance = ?

 $W_n = W_{MIN}$ 

$$W_p = 6W_{MIN}$$

#### **DERIVATIONS**

One degree of freedom was used to satisfy the constraint indicated

 $V_{DD}$ 

Other degree of freedom was used to achieve equal rise and fall times

$$C_{INA} = C_{INB} = C_{OX} W_{MIN} L_{MIN} + 6C_{OX} W_{MIN} L_{MIN} = 7C_{OX} W_{MIN} L_{MIN} = \left(\frac{7}{4}\right) 4C_{OX} W_{MIN} L_{MIN} = \left(\frac{7}{4}\right) C_{REF}$$

$$FI = \left(\frac{7}{4}\right) C_{REF}$$
 or  $FI = \frac{7}{4}$ 

$$t_{PROP} = t_{REF}$$
 (worst case)

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

**DERIVATIONS** 

Multiple Input Gates: k-input NOR

Wn=?

**Wp=?** 

Input capacitance = ?

FI=?

t<sub>PROP</sub>=?


$$W_n = W_{MIN}$$

 $W_p = 3kW_{MIN}$ 

$$C_{INX} = C_{OX} W_{MIN} L_{MIN} + 3k C_{OX} W_{MIN} L_{MIN} = \left(3k+1\right) C_{OX} W_{MIN} L_{MIN} = \left(\frac{3k+1}{4}\right) 4 C_{OX} W_{MIN} L_{MIN} = \left(\frac{3k+1}{4}\right) C_{REF}$$

$$FI = \left(\frac{3k+1}{4}\right) C_{REF} \qquad or \qquad FI = \frac{3k+1}{4}$$

$$t_{PROP} = t_{REF}$$
 (worst case)



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

Multiple Input Gates: 2-input NAND

Wn=?

**DERIVATIONS** 

**Wp=?** 

Input capacitance = ?

FI=?


$$t_{PROP}=?$$

$$W_n = 2W_{MIN}$$

$$W_p = 3W_{MIN}$$

$$C_{INA} = C_{INB} = 2C_{OX}W_{MIN}L_{MIN} + 3C_{OX}W_{MIN}L_{MIN} = \left(5\right)C_{OX}W_{MIN}L_{MIN} = \left(\frac{5}{4}\right)4C_{OX}W_{MIN}L_{MIN} = \left(\frac{5}{4}\right)C_{REF}$$

$$FI = \left(\frac{5}{4}\right) C_{REF}$$
 or  $FI = \frac{5}{4}$ 



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C<sub>REF</sub>)

**Multiple Input Gates:** 

k-input NAND

#### **DERIVATIONS**

Wn=?

**Wp=?** 

Input capacitance = ?

FI=?

t<sub>PROP</sub>=?


$$W_n = kW_{MIN}$$

$$W_p = 3W_{MIN}$$


$$C_{\mathsf{INX}} = \mathsf{k} C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} + 3 C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = \left(3 + \mathsf{k}\right) C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = \left(\frac{3 + \mathsf{k}}{4}\right) 4 C_{\mathsf{OX}} \mathsf{W}_{\mathsf{MIN}} \mathsf{L}_{\mathsf{MIN}} = \left(\frac{3 + \mathsf{k}}{4}\right) C_{\mathsf{REF}}$$

$$FI = \left(\frac{3+k}{4}\right) C_{REF}$$
 or  $FI = \frac{3+k}{4}$ 

$$t_{PROP} = t_{REF}$$
 (worst case)



### Comparison of NAND and NOR Gates for Equal worst-case rise/fall




$$W_p = 3kW_{MIN}$$

$$C_{INX} = \left(\frac{3k+1}{4}\right)C_{REF}$$

$$FI = \left(\frac{3k+1}{4}\right) C_{REF} \qquad or \qquad FI = \frac{3k+1}{4}$$

$$t_{PROP} = t_{REF}$$
 (worst case)



$$W_p = 3W_{MIN}$$


$$C_{INX} = \left(\frac{3+k}{4}\right) C_{REF}$$


$$FI = \left(\frac{3+k}{4}\right) C_{REF}$$
 or  $FI = \frac{3+k}{4}$ 


#### Equal Worse-Case Rise/Fall Device Sizing Strategy

-- (same as V<sub>TRIP</sub>=V<sub>DD</sub>/2 for worst case delay in typical process considered in example)

# Assume $\mu_n/\mu_p=3$ $L_n=L_p=L_{MIN}$







INV

$$W_n = W_{MIN}, W_p = 3W_{MIN}$$

FI=1

### k-input NOR

$$W_n = W_{MIN}, W_p = 3kW_{MIN}$$

$$C_{IN} = \left(\frac{3k+1}{4}\right)C_{REF}$$

$$\mathsf{FI} = \left(\frac{3\mathsf{k} + 1}{4}\right)$$

k-input NAND
$$W_n = kW_{MIN}, W_p = 3W_{MIN}$$

$$C_{IN} = \left(\frac{3+k}{4}\right)C_{REF}$$

$$FI = \left(\frac{3+k}{4}\right)$$

#### **Multiple Input Gates:**

#### 2-input NOR





#### k-input NOR

#### k-input NAND









Equal Worst Case Rise/Fall (and equal to that of ref inverter when driving C<sub>REF</sub>)

Fastest response  $(t_{HL} \text{ or } t_{LH}) = ?$ 

Worst case response ( $t_{PROP}$ , usually of most interest)?

Input capacitance (FI) = ?



**Minimum Sized** (assume driving a load of  $C_{REF}$ )

Wn=Wmin


Wp=Wmin


Fastest response  $(t_{HI} \text{ or } t_{IH}) = ?$ 

Slowest response  $(t_{HL} \text{ or } t_{LH}) = ?$ 

Worst case response ( $t_{PROP}$ , usually of most interest)?

Input capacitance (FI) = ?







**Minimum Sized** (assume driving a load of  $C_{REF}$ )

$$W_n = W_{min}$$

 $W_p = W_{mir}$ 

Input capacitance (FI) = ?

$$C_{IN} = C_{OX}W_{n}L_{n} + C_{OX}W_{p}L_{p} = C_{OX}W_{min}L_{min} + C_{OX}W_{min}L_{min} = 2C_{ox}W_{min}L_{min} = \frac{C_{REF}}{2}$$


$$FI = \frac{1}{2}$$


Fastest response  $(t_{HL} \text{ or } t_{HL}) = ?$ 


Slowest response  $(t_{HL} \text{ or } t_{HL}) = ?$ 

Worst case response ( $t_{PROP}$ , usually of most interest)?

### Device Sizing – minimum size driving CREF







#### INV

# $t_{PROP} = 0.5t_{REF} + \frac{3}{2}t_{REF}$ $t_{PROP} = 2t_{REF}$

### k-input NOR

$$t_{PROP} = 0.5t_{REF} + \frac{3k}{2}t_{REF}$$
$$t_{PROP} = \left(\frac{3k+1}{2}\right)t_{REF}$$

### k-input NAND

$$t_{PROP} = \frac{3}{2}t_{REF} + \frac{k}{2}t_{REF}$$
$$t_{PROP} = \frac{3+k}{2}t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\bm{R}_{\text{PD}} = \bm{R}_{\text{PDREF}}$$

$$R_{\text{PU}} = 3R_{\text{PDREF}}$$

$$\frac{1+3k^{2}}{2k}t_{REF} \leq t_{PROP} \leq \frac{3k+1}{2}t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{R_{PDREF}}{k} \leq R_{PD} \leq R_{PDREF}$$

$$R_{PU} = 3kR_{PDREF}$$


$$\frac{3+k^{2}}{2k}t_{REF} \leq t_{PROP} \leq \frac{3+k}{2}t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{3R_{PDREF}}{k} \leq R_{PU} \leq 3R_{PDREF}$$

$$R_{PD} = kR_{PDREF}$$

### **Device Sizing Summary**



 $C_{\text{IN}}$  for  $N_{\text{AND}}$  gates is considerably smaller than for NOR gates for equal worst-case rise and fall times

 $C_{IN}$  for minimulm-sized structures is independent of number of inputs and much smaller than  $C_{IN}$  for the equal rise/fall time case

R<sub>PII</sub> gets very large for minimum-sized NOR gate



# Stay Safe and Stay Healthy!

# End of Lecture 40